Koji YAMAZAKI•õa) and Yuzo TAKAMATSU•õ•õ, Members SUMMARY In order to reduce the test cost, built-in self test (BIST) is widely used. One of the serious problems of BIST is that the compacted signature in BIST has very little information for fault diagnosis. Especially, it is difficult to determine which tests detect a fault. Therefore, it is important to develop an efficient fault diagnosis method by using incompletely identified pass/fail information. Where the incompletely identified pass/fail information means that a failing test block consists of at least one failing test and some passing tests, and all of the tests in passing test blocks are the passing test. In this paper, we propose a method to locate open faults by using incompletely identified pass/fail information. Experimental results for ISCAS'85 and ITC'99 benchmark circuits show that the number of candidate faults becomes less than 5 in many cases. key words: fault diagnosis, open fault, BIST, pass/fail information
Introduction
With BIST, test patterns are generated by internal pseudorandom pattern generator and output responses are compacted by signature analyzer such as MISR [1] . From these functions, BIST performs at-speed testing by using low-cost tester. Therefore, BIST is very useful for fault detection. However, one of the serious problems of BIST is that fault diagnosis becomes difficult. Fault diagnosis is the task of deducing candidate fault sites. This task is important to improve fabrication process and reliability. In order to reduce candidate faults, many of fault diagnosis methods proposed earlier are positively using space information and time information [2]- [6] . Space information is which primary outputs have faulty response. Time information is which tests detect a fault. However, compacted signature in BIST has very little space and time information. Therefore, it is difficult for many previous fault diagnosis methods to reduce the number of candidate faults under BIST environment.
Many methods for obtaining space and/or time information for diagnosis have been proposed [7] - [11] . However, these methods have problems that additional hardware is required and it is difficult to obtain complete time and space information. Therefore, it is important to develop a fault diagnosis method by using incompletely identified space and time information.
Opens are one of the most typical defects. With the shrinking process technologies and the increasing the number of vias and contacts, the problem of open defects on interconnect wires becomes larger. Many open fault location methods have been proposed [12] - [17] . The previous methods presented in [12]-[15] used both space and time information. In [16] , [17] , open fault location methods by using only passing/failing test information have been proposed. However, these methods assume that failing tests are completely identified.
In this paper, we propose a method to locate open faults by using pass/fail test block information and the layout data of fanouts. Test blocks used in the present diagnosis are the subset of the tests applied to CUT. A failing test block consists of at least one failing test and some passing tests, and all of the tests in passing test blocks are the passing test. The proposed method is based on the procedure presented in [17] , and candidate faults are deduced by error path tracing and fault simulators. This paper is organized as follows. In Sect. 2, we describe the open fault model and give definitions. In Sect. 3, we explain the outline of the proposed method. In Sect. 4, the effectiveness of the method is demonstrated by computational experiments, and Sect. 5 concludes the paper.
Preliminaries

Open Fault Model
Some open fault models are described in [18]-[21] . In this paper, we consider the open fault model described in [18] , [19] . In this fault model, the net with open defect has an intermediate voltage, and the faulty net behaves as stuck-at 0 or 1, depending on the threshold voltage of the gate which have the faulty net in its input.
Open defects occurred on a net without fanout branches are modeled as single stuck-at faults. Since such faults can be located by using usual single stuck-at fault location method, we do not consider such faults.
If the open defect occurs on a fanout, the defect is modeled as multiple stuck-at faults at fanout branches. In Fig. 1 , fanout branches b1 and b2 behave as stuck-at 0 and stuck-at 1 respectively, while b0 and b3 are fault-free. In 
Phase 2
Since compacted signatures of BIST have no space information, it is unknown which primary output has faulty response. However, all of the primary outputs have correct values on the passing tests. In phase 2, the faulty state of candidate faults can be deduced from the passing tests. Using the example of Fig. 4 , let us explain the outline of phase 2. Let us consider the circuit with an open fault shown in Fig. 4 (a) . Suppose that the fanout stem c is deduced as candidate faulty stem in phase 1, and that the test blocks B0 and B1 are the passing block and the failing block respectively for the tests of Fig. 4 (b) . In Fig. 5 , the value 0/1(1/0) represents that the fault-free value is 0 (1) and the value under the assumed faulty state is 1(0). For example, in Fig. 5 (a) , the fault-free value of net n on test t0 is 1, and the value of n under the faulty state {(c0, 0), (c1, 0), (c2, 0), (c3, 0)} is 0. As shown in Fig. 5 (a) and (b), if the faulty state is {(c0, 0), (c1, 0), (c2, 0), (c3, 0)}, an error has to be detected at the primary output n on the passing tests t0 and t1. Therefore, at least one branch does not behave as stuck-at 0. Similarly, at least one branch does not behave as stuck-at 1, since the faulty state {(c0,1), (c1, 1), (c2,1), (c3,1)} propagates the error to the primary output n on the passing test t2, as shown in Fig, 5(c) .
In order to find such branch, error path tracing is done from the primary output n [6]. The error path tracing can find the necessary conditions that an error propagates to •E Not to trace back to the inputs that have the same value in the fault-free circuit.
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